Status Matrix

From gem5

Revision as of 00:48, 19 September 2011 by Stever (talk | contribs) (Factor text out into numbered notes)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Jump to: navigation, search

The follow six tables describe the current state of component combinations in gem5.

Contents

1 Color Key
2 Notes
3 ISA Support Matrices
- 3.1 Alpha
- 3.2 x86
- 3.3 ARM
- 3.4 SPARC
- 3.5 PowerPC
- 3.6 MIPS

Color Key

Definitely does not work
Might work
Should work
Definitely works
Unknown

Notes

Numbers in the squares below refer to the following notes:

Ruby does not support atomic-mode accesses
The MI_example protocol cannot support LL/SC semantics
Ruby does not support probing the O3 LSQ to enforce non-weak consistency models
ARM MP does not support booting with caches, but works otherwise. You can boot without caches then switch to running with caches using either a checkpoint/resume or on-line CPU switchover.

ISA Support Matrices

Alpha

Processor			Memory System
Cpu Model	System	Processor Count	Classic	Ruby
Cpu Model	System	Processor Count	Classic	MI_example	MOESI_hammer	MESI_CMP_directory	MOESI_CMP_directory	MOESI_CMP_token
Atomic	SE	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	SE	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
TimingSimple	SE	uniprocessor
	SE	multiprocessor		Note 2
	FS	uniprocessor
	FS	multiprocessor		Note 2
In-Order	SE	uniprocessor
	SE	multiprocessor		Note 2
	FS	uniprocessor
	FS	multiprocessor		Note 2
o3	SE	uniprocessor
	SE	multiprocessor		Note 2	Note 3	Note 3	Note 3	Note 3
	FS	uniprocessor
	FS	multiprocessor		Note 2	Note 3	Note 3	Note 3	Note 3

x86

Processor			Memory System
Cpu Model	System	Processor Count	Classic	Ruby
Cpu Model	System	Processor Count	Classic	MI_example	MOESI_hammer	MESI_CMP_directory	MOESI_CMP_directory	MOESI_CMP_token
Atomic	SE	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	SE	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
TimingSimple	SE	uniprocessor
	SE	multiprocessor
	FS	uniprocessor
	FS	multiprocessor
In-Order	SE	uniprocessor
	SE	multiprocessor
	FS	uniprocessor
	FS	multiprocessor
o3	SE	uniprocessor
	SE	multiprocessor		Note 3	Note 3	Note 3	Note 3	Note 3
	FS	uniprocessor
	FS	multiprocessor		Note 3	Note 3	Note 3	Note 3	Note 3

ARM

Processor			Memory System
Cpu Model	System	Processor Count	Classic	Ruby
Cpu Model	System	Processor Count	Classic	MI_example	MOESI_hammer	MESI_CMP_directory	MOESI_CMP_directory	MOESI_CMP_token
Atomic	SE	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	SE	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	multiprocessor	Note 4	Note 1	Note 1	Note 1	Note 1	Note 1
TimingSimple	SE	uniprocessor
	SE	multiprocessor		Note 2
	FS	uniprocessor
	FS	multiprocessor	Note 4	Note 2
In-Order	SE	uniprocessor
	SE	multiprocessor
	FS	uniprocessor
	FS	multiprocessor
o3	SE	uniprocessor
	SE	multiprocessor		Note 2	Note 3	Note 3	Note 3	Note 3
	FS	uniprocessor
	FS	multiprocessor	Note 4	Note 2	Note 3	Note 3	Note 3	Note 3

SPARC

Processor			Memory System
Cpu Model	System	Processor Count	Classic	Ruby
Cpu Model	System	Processor Count	Classic	MI_example	MOESI_hammer	MESI_CMP_directory	MOESI_CMP_directory	MOESI_CMP_token
Atomic	SE	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	SE	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
TimingSimple	SE	uniprocessor
	SE	multiprocessor
	FS	uniprocessor
	FS	multiprocessor
In-Order	SE	uniprocessor
	SE	multiprocessor
	FS	uniprocessor
	FS	multiprocessor
o3	SE	uniprocessor
	SE	multiprocessor		Note 3	Note 3	Note 3	Note 3	Note 3
	FS	uniprocessor
	FS	multiprocessor		Note 3	Note 3	Note 3	Note 3	Note 3

PowerPC

Processor			Memory System
Cpu Model	System	Processor Count	Classic	Ruby
Cpu Model	System	Processor Count	Classic	MI_example	MOESI_hammer	MESI_CMP_directory	MOESI_CMP_directory	MOESI_CMP_token
Atomic	SE	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	SE	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
TimingSimple	SE	uniprocessor
	SE	multiprocessor
	FS	uniprocessor
	FS	multiprocessor
In-Order	SE	uniprocessor
	SE	multiprocessor
	FS	uniprocessor
	FS	multiprocessor
o3	SE	uniprocessor
	SE	multiprocessor		Note 3	Note 3	Note 3	Note 3	Note 3
	FS	uniprocessor
	FS	multiprocessor		Note 3	Note 3	Note 3	Note 3	Note 3

MIPS

Processor			Memory System
Cpu Model	System	Processor Count	Classic	Ruby
Cpu Model	System	Processor Count	Classic	MI_example	MOESI_hammer	MESI_CMP_directory	MOESI_CMP_directory	MOESI_CMP_token
Atomic	SE	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	SE	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	uniprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
	FS	multiprocessor		Note 1	Note 1	Note 1	Note 1	Note 1
TimingSimple	SE	uniprocessor
	SE	multiprocessor
	FS	uniprocessor
	FS	multiprocessor
In-Order	SE	uniprocessor
	SE	multiprocessor
	FS	uniprocessor
	FS	multiprocessor
o3	SE	uniprocessor
	SE	multiprocessor		Note 3	Note 3	Note 3	Note 3	Note 3
	FS	uniprocessor
	FS	multiprocessor		Note 3	Note 3	Note 3	Note 3	Note 3

Retrieved from "http://repo.m5sim.org/wiki/index.php?title=Status_Matrix&oldid=3864"

Navigation menu