Search results

From gem5
Jump to: navigation, search

Page title matches

  • Alpha Dependencies
    The purpose of this page is to list the areas where M5 is dependent on the alpha architecture, and discuss ways to remove or quarantine the dependencies. ...not to an access spans page boundaries. Other than this, this file is not alpha specific, and can be moved somewhere else. My suggestion is that it moves t
    22 KB (3,775 words) - 17:35, 6 June 2007

Page text matches

  • Frequently Asked Questions
    ...ond to any real system. BigTsunami support is included in the standard M5 Alpha build, but booting with more than 4 CPUs requires modifications to the PAL ...xample, After building ALPHA, they will be located in the build/ALPHA/arch/alpha/ folder. The key files are decoder.hh, decoder.cc (which describe the ISA
    16 KB (2,739 words) - 06:28, 5 June 2018
  • Regression Tests
    Here is an example of running all of the 'quick' regression tests for the ALPHA architecture in syscall-emulation (SE) mode. You can leave out any of the t % scons build/ALPHA/tests/debug/quick/se
    7 KB (1,087 words) - 12:47, 3 July 2015
  • OldDocumentation
    * [http://en.wikipedia.org/wiki/DEC_Alpha Alpha]
    3 KB (418 words) - 15:38, 4 April 2012
  • Compiling M5
    ...et endianess, however full-system simulation may have cross-endian issues (ALPHA full-system is known not to work on big endian machines). ...different guest architecture. The currently available architectures are '''ALPHA''', '''ARM''', '''MIPS''', '''POWER''', '''SPARC''', and '''X86'''. In addi
    7 KB (1,098 words) - 11:07, 24 September 2019
  • Running gem5
    % build/ALPHA/gem5.debug -h command line: build/ALPHA/gem5.opt configs/example/se.py -h
    16 KB (2,431 words) - 10:57, 18 February 2019
  • Coding Style
    ...ehavior. For example it's used when secondary CPUs being executing code on ALPHA.
    11 KB (1,774 words) - 04:46, 13 April 2018
  • ISCA 2006 tutorial
    * Multiple ISA support (Alpha, MIPS, and SPARC) ...6, HP Tru64 5.1, or [http://l4ka.org/projects/pistachio L4Ka::Pistachio]) (Alpha only at this time... coming in the future for MIPS and SPARC)
    6 KB (824 words) - 12:01, 18 June 2006
  • Static instruction objects
    ...ass StaticInst, and its class definition is in in build/ALPHA_{FS|SE}/arch/alpha/decoder.hh. This object is used throughout the simulation to represent the ...s or to the instruction categories defined by the ISA. For example, in the Alpha ISA, an "addq" instruction could generate an instance of one of three diffe
    5 KB (782 words) - 13:07, 30 July 2010
  • The M5 ISA description language
    ...eclaration template (see the <code>BasicExecDeclare</code> template in the Alpha ISA description).
    22 KB (3,474 words) - 13:54, 22 June 2006
  • Code parsing
    ...thon dictionary which maps a type extension to type name. For example, the Alpha ISA definition is as follows: Thus the Alpha 32-bit add instruction addl could be defined as:
    11 KB (1,686 words) - 20:40, 5 July 2011
  • DynInst
    ...nt any additional state or functions that might be needed. See src/cpu/o3/alpha/dyn_inst.hh for an example of this.
    1 KB (156 words) - 20:34, 5 July 2011
  • O3CPU
    ...or the v2.0 release. It is an out of order CPU model loosely based on the Alpha 21264. This page will give you a general overview of the O3CPU model, the ...tions it predicts as ready to issue (in terms of memory ordering). In the Alpha models, memory operations have been atomic operations where the address cal
    7 KB (1,062 words) - 04:15, 11 July 2012
  • SCons build system
    :For example, the following command will build both the optimized Alpha syscall emulation and debug MIPS syscall emulation targets using up to 4 co % scons -j 4 build/ALPHA/m5.opt build/MIPS/m5.debug
    4 KB (665 words) - 00:10, 28 August 2012
  • Using linux-dist to Create Disk Images and Kernels for M5
    # compile a cross-compiler capable of building alpha binaries. # wherever you want your workspace, type: <code>ptxdist clone m5-alpha <your workspace name></code>. This will create a workspace directory with
    4 KB (644 words) - 14:43, 19 March 2011
  • Compiling workloads
    ...uses a particular ISA, Alpha for instance, but don't have access to actual Alpha hardware. There are various sources for cross compilers, listed here in rou
    2 KB (323 words) - 12:13, 20 May 2014
  • Download
    * Alpha * [http://www.gem5.org/dist/m5_benchmarks/v1-splash-alpha.tgz SPLASH benchmarks] -- See the [[Splash benchmarks]] page for more infor
    5 KB (850 words) - 20:07, 21 November 2019
  • Splash benchmarks
    * You can build a cross-compiler to compile the binaries on non-Alpha platforms (see [[Using linux-dist to Create Disk Images and Kernels for M5] ...the Tru64 Pthreads library. (This code actually predates M5's support for Alpha Linux.) There is a lot of complex code in <tt>src/kern/tru64</tt> that atte
    6 KB (1,043 words) - 12:14, 1 December 2018
  • Defining ISAs (as of M5 2.0 beta 3)
    architecture (analagous to ALPHA,MIPS,SPARC,etc.) to be plugged into System-Call Emulation (SE) and Full-Sys
    3 KB (511 words) - 00:33, 20 January 2010
  • Development
    * [[Alpha Dependencies]]
    1 KB (146 words) - 11:04, 2 July 2008
  • Meeting Notes May 16, 2007
    ** Gabe: LSQ coherence (needed for non-Alpha ISAs) [http://www.m5sim.org/flyspray/task/268 flyspray]
    2 KB (271 words) - 17:34, 6 June 2007
  • Alpha Dependencies
    The purpose of this page is to list the areas where M5 is dependent on the alpha architecture, and discuss ways to remove or quarantine the dependencies. ...not to an access spans page boundaries. Other than this, this file is not alpha specific, and can be moved somewhere else. My suggestion is that it moves t
    22 KB (3,775 words) - 17:35, 6 June 2007
  • Branch delay slots
    ...the PC of the next instruction. Conventional non-delayed branches (as in Alpha) write to NPC to change the next instruction executed. Conceptually all no ...r disables that model and set it in MIPS and SPARC and leave it cleared in Alpha.
    13 KB (2,075 words) - 17:35, 6 June 2007
  • Heterogeneous System Support
    ...e are many systems of m5 that aren't ready to support something that's not alpha, let alone two things. ...s hard to implement once there have been sufficient changes to allow ''non-alpha'' architectures at all. I would estimate that the majority of the work invo
    4 KB (644 words) - 17:36, 6 June 2007
  • ISA-Specific Compilation
    # the ability to say "if (ISA == Alpha)" in some syntax to insert isa-specific code in mostly non-isa-specific fil ...standard names, e.g. isa_traits.hh. These headers will be located in arch/alpha, arch/sparc, arch/mips, etc.
    3 KB (434 words) - 17:52, 6 June 2007
  • SPARC Architecture Nasties
    * PIL - Like IPL on alpha
    5 KB (731 words) - 17:38, 6 June 2007
  • Things that aren't really documented anywhere
    * To cross compile a kernel <code> make ARCH=alpha CROSS_COMPILE=alpha-unknown-linux-gnu-</code>
    974 bytes (154 words) - 01:05, 25 June 2008
  • SPEC2000 benchmarks
    Where ARCH is alpha or sparc, OPSYS is linux or tru64, BENCHMARK is the name of the spec binary workload = gzip_log('alpha', 'tru64', 'smred')
    2 KB (393 words) - 00:10, 28 August 2012
  • How to implement an ISA
    ...ger zero register and the floating point zero register. This is correct in Alpha, but SPARC doesn't have a zero floating point register, and not all archite ...ers), or in interrupt.hh. There should be an alpha_traits.hh for analogous Alpha specific ISA parameters
    9 KB (1,365 words) - 14:00, 2 July 2007
  • Main Page
    ...enabling effective support of multiple ISAs. Currently gem5 supports the Alpha, ARM, SPARC, MIPS, POWER, RISC-V and x86 ISAs. See [[Supported Architecture ** '''Alpha''': gem5 models a DEC Tsunami system in sufficient detail to boot unmodifie
    9 KB (1,267 words) - 19:36, 29 August 2018
  • Extras
    scons EXTRAS=/path/to/encumbered build/ALPHA/gem5.opt
    3 KB (459 words) - 20:27, 22 May 2015
  • ASPLOS 2008
    * Multiple ISA support (Alpha, ARM, MIPS, and SPARC)
    5 KB (752 words) - 18:33, 30 January 2008
  • Supported Architectures
    | ALPHA
    2 KB (255 words) - 16:46, 18 April 2017
  • Integrating M5 and GEMS
    #::# Support for Alpha LL/SC (which the M5 code confusingly calls "locked" operations).
    9 KB (1,422 words) - 18:43, 25 January 2009
  • Google Summer of Code
    ...em such as Linux or Solaris (full-system) on most major ISAs (SPARC, MIPS, ALPHA, ARM, x86/64). The simulator is written in a combination of C++ and Python
    10 KB (1,456 words) - 15:01, 12 March 2008
  • SPEC CPU2006 benchmarks
    ===== Build the cross-compiler for alpha machine ===== ...tool/ http://kegel.com/crosstool] and modify these three lines in the demo-alpha.sh :
    17 KB (2,335 words) - 17:09, 17 September 2016
  • Compiling a Linux Kernel
    make ARCH=alpha CROSS_COMPILE=alpha-unknown-linux-gnu- vmlinux
    2 KB (356 words) - 15:13, 5 September 2014
  • SpecOMP
    ## edit demo-alpha.sh ### eval `cat ...dat ...dat` sh all.sh --> eval `cat alpha.dat gcc-4.2.4-glibc-2.3.6-tls.dat` sh all.sh --notest
    3 KB (431 words) - 11:18, 10 February 2009
  • InOrder ToDo List
    *ALPHA - '''completed'''
    2 KB (331 words) - 07:57, 19 June 2011
  • Linux kernel
    === Alpha === ...plementation in gem5 can support from 4 to 64. To compile a new kernel for Alpha follow the directions below:
    3 KB (428 words) - 06:37, 7 September 2015
  • Documentation
    # [[Alpha Implementation]]
    4 KB (588 words) - 02:22, 28 November 2016
  • Status Matrix
    === Alpha ===
    30 KB (3,697 words) - 13:06, 23 February 2018
  • Introduction
    ...ation mode (SE mode)'''. There are varying levels of support for executing Alpha, ARM, MIPS, Power, SPARC, and 64 bit x86 binaries on CPU models including t ...es (disk images and binaries). Kernels, disk images, and boot loaders for Alpha, ARM, and x86 are available on the [[Download]] page. SPARC disk images are
    10 KB (1,731 words) - 19:32, 22 May 2015
  • Source Code
    ** <b>alpha</b> - Alpha console and palcode.
    5 KB (869 words) - 11:30, 15 May 2014
  • Build System
    ...NARY || The default build target which overrides the default default build/ALPHA/gem5.debug | TARGET_ISA || Target ISA: ALPHA, ARM, MIPS, POWER, X86 || alpha || X
    14 KB (2,257 words) - 10:54, 25 May 2018
  • Execution Basics
    ...nt any additional state or functions that might be needed. See src/cpu/o3/alpha/dyn_inst.hh for an example of this.
    6 KB (1,011 words) - 20:28, 5 July 2011
  • ISA Parser
    ...eclaration template (see the <code>BasicExecDeclare</code> template in the Alpha ISA description).
    23 KB (3,492 words) - 15:18, 2 February 2012
  • Utility Code
    ...ehavior. For example it's used when secondary CPUs being executing code on ALPHA.
    3 KB (411 words) - 12:51, 7 October 2012
  • Dependencies
    ...ny of the ISAs simulated by gem5 are 64 bit (e.g., x86-64, ARM aarch64 and Alpha), so simulating their operation on a 32-bit machine will incur additional s
    5 KB (803 words) - 18:10, 4 November 2019
  • Interconnection Network
    <pre>./build/ALPHA/gem5.debug \ <pre>./build/ALPHA/gem5.debug \
    7 KB (1,045 words) - 08:56, 7 November 2017
  • Disk images
    ...to refer to the partition we're going to put a file system on. For PC and Alpha systems, that partition will typically be one track in, where one track is
    9 KB (1,587 words) - 23:11, 16 June 2013
  • Debugging Simulated Code
    ziff% gdb-linux-alpha arch/alpha/boot/vmlinux This GDB was configured as "--host=i686-pc-linux-gnu --target=alpha-linux"...
    6 KB (887 words) - 12:58, 1 December 2014
  • Architecture Support
    === Alpha === ...and patched Linux kernel is required). The simulated system looks like an Alpha 21264 including the BWX, MVI, FIX, and CIX to user level code. For historic
    4 KB (623 words) - 05:30, 8 June 2016
  • PARSEC benchmarks
    PARSEC has been built to run on gem5 with the ALPHA ISA, and disk images are available at [http://www.cs.utexas.edu/~parsec_m5/ Now, if you are going to run for the ALPHA ISA, then you need to swap the ts_osfpal, vmlinux, linux-latest.img files i
    3 KB (522 words) - 15:42, 19 May 2016
  • SPEC benchmarks
    workload = gzip_log('alpha', 'tru64', 'smred') ...eates a workload representing the gzip log spec2000 benchmark compiled for alpha/tru64 with the smred input set and assigns it to root.system.cpu.
    2 KB (281 words) - 18:39, 10 April 2011
  • Checkpoints
    build/ALPHA/gem5.debug configs/example/fs.py -r N build/ALPHA/gem5.debug configs/example/fs.py --checkpoint-restore=N
    7 KB (1,067 words) - 11:15, 12 February 2018
  • Trace Based Debugging
    build/ALPHA/gem5.opt --debug-flags=Bus,Cache configs/examples/fs.py build/ALPHA/gem5.opt --debug-flags=Exec,-ExecTicks configs/examples/fs.py
    20 KB (3,278 words) - 18:15, 1 December 2015
  • Debugger Based Debugging
    % gdb m5/build/ALPHA/gem5.debug Starting program: /z/stever/bk/m5/build/ALPHA/gem5.debug --debug-break=2000 configs/run.py
    4 KB (585 words) - 11:58, 16 August 2018
  • Sprint Ideas
    Many supported architectures (at least x86, ARM, and Alpha) implement PCI. Some of the complexity has been hidden by the new PCI Host
    8 KB (1,282 words) - 12:02, 31 January 2017
Retrieved from "http://repo.m5sim.org/Special:Search"