Difference between revisions of "CPU Models"

From gem5
Jump to: navigation, search
Line 7: Line 7:
** [[Resources and The Resource Pool]]  
** [[Resources and The Resource Pool]]  
** [[Pipeline Description]]   
** [[Pipeline Description]]   
** [[Developer's ToDo List]]  
** [[InOrder ToDo List]]  
==Supporting classes==
==Supporting classes==

Revision as of 12:35, 12 January 2010

Supporting classes

  • StaticInst - Used to hold static information and methods about specific binary instructions, such as addq's or subq's.
  • DynInst - Used to hold dynamic information about instructions in the pipeline, such as the PC or predicted target.
  • ThreadState - Used to store thread information that is generic across CPU models.
  • SimpleThread - Used by simple CPU models to store architected state and provide the ThreadContext interface.


  • ThreadContext - The ThreadContext class. Used to provide an interface for objects outside of the CPU to access the specific thread state.
  • ExecContext - The ExecContext interface. An implicit interface that is used by the ISA in order to access the CPU's architected state.