Difference between revisions of "Status Matrix"

From gem5
Jump to: navigation, search
(PowerPC)
(ISA Support Matrices)
 
(71 intermediate revisions by 7 users not shown)
Line 1: Line 1:
 +
The follow six tables describe the current state of component combinations in gem5.
 +
 +
== Color Key ==
 +
{| border="1" class="wikitable"
 +
| style="background: red; color: white" | Definitely does not work
 +
|-
 +
| style="background: orange; color: white" | Might work
 +
|-
 +
| style="background: yellow" | Should work
 +
|-
 +
| style="background: green; color: white" | Definitely works
 +
|-
 +
| style="background: purple; color: white" | Unknown
 +
|-
 +
|}
 +
 +
== Notes ==
 +
Below [[Classic Memory System | Classic]] and [[Ruby]] refers to the two memory systems that we have in gem5. [[MI_example|MI]], [[MESI Two Level | MESI]] and [[Ruby#SLICC + Coherence protocols: | MOESI]] (multiple flavors) are the coherence protocols that are supported in Ruby memory system. Then we have the CPU models: [[SimpleCPU | AtomicSimple]], [[SimpleCPU | TimingSimple]], [[InOrder]] and [[O3CPU | O3]].
 +
 +
Numbers in the squares below refer to the following notes:
 +
 +
# Ruby does not support atomic-mode accesses
 +
# The MI_example protocol cannot support LL/SC semantics
 +
# Classic caches do not support x86 locked (atomic RMW) accesses.  The AtomicSimple CPU model enforces atomic RMW accesses itself, so this only affects correctness for timing-mode CPU models.
 +
 +
== ISA Support Matrices ==
 +
 +
'''''THIS PAGE WAS LAST UPDATED IN 2015. IT IS LIKELY OUT OF DATE. USE THIS AS A GUIDELINE.'''''
 +
 
=== Alpha ===
 
=== Alpha ===
  
{| border="1"
+
{| border="1" class="wikitable" align=center style="background:#B0C4DE;"
 
!colspan="3"|Processor
 
!colspan="3"|Processor
 
!colspan="6"|Memory System
 
!colspan="6"|Memory System
 
|-
 
|-
!rowspan="2"|Cpu Model
+
!rowspan="2"|Model
 
!rowspan="2"|System
 
!rowspan="2"|System
!rowspan="2"|Processor Count
+
!rowspan="2"|Count
 
!rowspan="2"|Classic
 
!rowspan="2"|Classic
 
!colspan="5"|Ruby
 
!colspan="5"|Ruby
Line 13: Line 42:
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|-
 
|-
!rowspan="4"|Atomic
+
!rowspan="4"|AtomicSimple
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: green; color: white" |
 
| style="background: red; color: white" | MI cannot support LL/SC semantics
 
| style="background: green; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: green; color: white" |
 
| style="background: red; color: white" | MI cannot support LL/SC semantics
 
| style="background: green; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="4"|TimingSimple
 
!rowspan="4"|TimingSimple
 
!rowspan="2"|SE
 
!rowspan="2"|SE
|uniprocessor
+
|uni
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
Line 58: Line 87:
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
| style="background: red; color: white" | MI cannot support LL/SC semantics
+
| style="background: red; color: white" | Note 2
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
Line 67: Line 96:
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
Line 75: Line 104:
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
| style="background: red; color: white" | MI cannot support LL/SC semantics
+
| style="background: red; color: white" | Note 2
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
Line 83: Line 112:
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
|-
 
|-
!rowspan="4"|In-Order
+
!rowspan="4"|InOrder
 
!rowspan="2"|SE
 
!rowspan="2"|SE
|uniprocessor
+
|uni
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
Line 93: Line 122:
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
| style="background: red; color: white" | MI cannot support LL/SC semantics
+
| style="background: red; color: white" | Note 2
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
Line 102: Line 131:
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
Line 110: Line 139:
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
| style="background: red; color: white" | MI cannot support LL/SC semantics
+
| style="background: red; color: white" | Note 2
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
Line 118: Line 147:
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
|-
 
|-
!rowspan="4"|o3
+
!rowspan="4"|O3
 
!rowspan="2"|SE
 
!rowspan="2"|SE
|uniprocessor
+
|uni
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
Line 128: Line 157:
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
| style="background: red; color: white" | MI cannot support LL/SC semantics
+
| style="background: red; color: white" | Note 2
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
Line 145: Line 174:
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
| style="background: red; color: white" | MI cannot support LL/SC semantics
+
| style="background: red; color: white" | Note 2
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
 
|-
 
|-
 
|}
 
|}
  
=== x86 ===
+
=== ARM ===
  
{| border="1"
+
{| border="1" class="wikitable" align=center style="background:#B0C4DE;"
 
!colspan="3"|Processor
 
!colspan="3"|Processor
 
!colspan="6"|Memory System
 
!colspan="6"|Memory System
 
|-
 
|-
!rowspan="2"|Cpu Model
+
!rowspan="2"|Model
 
!rowspan="2"|System
 
!rowspan="2"|System
!rowspan="2"|Processor Count
+
!rowspan="2"|Count
 
!rowspan="2"|Classic
 
!rowspan="2"|Classic
 
!colspan="5"|Ruby
 
!colspan="5"|Ruby
Line 169: Line 198:
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|-
 
|-
!rowspan="4"|Atomic
+
!rowspan="4"|AtomicSimple
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
| style="background: yellow;" |
+
| style="background: green; color: white" |
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: yellow;" |
+
| style="background: green; color: white" |
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: yellow;" |
+
| style="background: green; color: white" |
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: yellow;" |
+
| style="background: green; color: white" |
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: yellow;" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="4"|TimingSimple
 
!rowspan="4"|TimingSimple
!rowspan="2"|SE
+
!rowspan="2"|SE  
|uniprocessor
+
|uni
| style="background: yellow;" |
+
| style="background: green; color: white" |
| style="background: yellow;" |
+
| style="background: orange; color: white"|
| style="background: yellow;" |
+
| style="background: orange; color: white"|
 +
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
| style="background: yellow;" |
 
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: yellow;" |
+
| style="background: green; color: white" |
| style="background: yellow;" |
+
| style="background: red; color: white"| Note 2
| style="background: yellow;" |
+
| style="background: orange; color: white"|
 +
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
| style="background: yellow;" |
 
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: yellow;" |
+
| style="background: green; color: white" |
| style="background: yellow;" |
+
| style="background: orange; color: white"|
| style="background: yellow;" |
+
| style="background: orange; color: white"|
 +
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
| style="background: yellow;" |
 
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: yellow;" |
+
| style="background: green; color: white" |
| style="background: yellow;" |
+
| style="background: red; color: white"| Note 2
| style="background: yellow;" |
+
| style="background: orange; color: white"|
 +
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
| style="background: yellow;" |
 
 
|-
 
|-
!rowspan="4"|In-Order
+
!rowspan="4"|InOrder
 
!rowspan="2"|SE
 
!rowspan="2"|SE
|uniprocessor
+
|uni
| style="background: red; color: white" |
+
| style="background: green; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
Line 249: Line 278:
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: red; color: white" |
+
| style="background: green; color: white" |
 
| style="background: red; color: white" |  
 
| style="background: red; color: white" |  
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
Line 258: Line 287:
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: red; color: white" |
+
| style="background: green; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
Line 266: Line 295:
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: red; color: white" |
+
| style="background: green; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
Line 274: Line 303:
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
|-
 
|-
!rowspan="4"|o3
+
!rowspan="4"|O3
!rowspan="2"|SE
+
!rowspan="2"|SE  
|uniprocessor
+
|uni
| style="background: yellow; color: white" |
+
| style="background: green; color: white" |
 +
| style="background: orange; color: white"|
 +
| style="background: orange; color: white"|
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 +
| style="background: orange; color: white" |
 +
|-
 +
|multi
 +
| style="background: green; color: white" |
 +
| style="background: red; color: white"| Note 2
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
|-
 
|mulitprocessor
 
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
 
| style="background: red; color: white" | Ruby does not support o3 LSQ
 
| style="background: red; color: white" | Ruby does not support o3 LSQ
 
| style="background: red; color: white" | Ruby does not support o3 LSQ
 
| style="background: red; color: white" | Ruby does not support o3 LSQ
 
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: red; color: white" |
+
| style="background: green; color: white" |
| style="background: red; color: white" |
+
| style="background: red; color: white"| Note 2
| style="background: red; color: white" |
+
| style="background: orange; color: white"|
| style="background: red; color: white" |
+
| style="background: orange; color: white" |
| style="background: red; color: white" |
+
| style="background: orange; color: white" |
| style="background: red; color: white" |
+
| style="background: orange; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: red; color: white" |
+
| style="background: green; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: red; color: white"| Note 2
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: orange; color: white" |
 
|-
 
|-
 
|}
 
|}
  
=== ARM ===
+
=== x86 ===
  
{| border="1"
+
{| border="1" class="wikitable" align=center style="background:#B0C4DE;"
 
!colspan="3"|Processor
 
!colspan="3"|Processor
 
!colspan="6"|Memory System
 
!colspan="6"|Memory System
 
|-
 
|-
!rowspan="2"|Cpu Model
+
!rowspan="2"|Model
 
!rowspan="2"|System
 
!rowspan="2"|System
!rowspan="2"|Processor Count
+
!rowspan="2"|Count
 
!rowspan="2"|Classic
 
!rowspan="2"|Classic
 
!colspan="5"|Ruby
 
!colspan="5"|Ruby
Line 325: Line 354:
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|-
 
|-
!rowspan="4"|Atomic
+
!rowspan="4"|AtomicSimple
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
| style="background: green; color: white" |
+
| style="background: yellow;" |
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: green; color: white" |
+
| style="background: yellow;" |
| style="background: red; color: white"| MI cannot support LL/SC semantics
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: green; color: white" |
+
| style="background: yellow;" |
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: red; color: white" | Support being developed
+
| style="background: yellow;" |
| style="background: red; color: white"| MI cannot support LL/SC semantics
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="4"|TimingSimple
 
!rowspan="4"|TimingSimple
!rowspan="2"|SE  
+
!rowspan="2"|SE
|uniprocessor
+
|uni
| style="background: green; color: white" |
+
| style="background: yellow;" |
| style="background: orange; color: white"|
+
| style="background: yellow;" |
| style="background: orange; color: white"|
+
| style="background: yellow;" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow;" |
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: green; color: white" |
+
| style="background: yellow;" | Note 3
| style="background: red; color: white"| MI cannot support LL/SC semantics
+
| style="background: yellow;" |
| style="background: orange; color: white"|
+
| style="background: yellow;" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow;" |
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
 +
| style="background: yellow;" | Note 3
 +
| style="background: yellow;" |
 +
| style="background: yellow;" |
 
| style="background: green; color: white" |
 
| style="background: green; color: white" |
| style="background: orange; color: white"|
+
| style="background: yellow; color: white" |
| style="background: orange; color: white"|
+
| style="background: yellow;" |
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: red; color: white" | Support being developed
+
| style="background: yellow;" | Note 3
| style="background: red; color: white"| MI cannot support LL/SC semantics
+
| style="background: yellow;" |
| style="background: orange; color: white"|
+
| style="background: yellow;" |
| style="background: orange; color: white" |
+
| style="background: green; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow;" |
 
|-
 
|-
!rowspan="4"|In-Order
+
!rowspan="4"|InOrder
 
!rowspan="2"|SE
 
!rowspan="2"|SE
|uniprocessor
+
|uni
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
Line 405: Line 434:
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |  
 
| style="background: red; color: white" |  
Line 414: Line 443:
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
Line 422: Line 451:
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
Line 430: Line 459:
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
|-
 
|-
!rowspan="4"|o3
+
!rowspan="4"|O3
!rowspan="2"|SE  
+
!rowspan="2"|SE
|uniprocessor
+
|uni
| style="background: green; color: white" |
+
| style="background: yellow;" |
| style="background: orange; color: white"|
+
| style="background: yellow; color: white" |
| style="background: orange; color: white"|
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: green; color: white" |
+
| style="background: yellow;" | Note 3
| style="background: red; color: white"| MI cannot support LL/SC semantics
+
| style="background: red; color: white" | Note 2
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: yellow; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: yellow; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: yellow; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: yellow; color: white" |
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: green; color: white" |
+
| style="background: orange; color: white" | Note 3
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 2
| style="background: orange; color: white"|
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
| style="background: orange; color: white" |
+
| style="background: yellow; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: red; color: white" |
+
| style="background: orange; color: white" | Note 3
| style="background: red; color: white"| MI cannot support LL/SC semantics
+
| style="background: red; color: white" | Note 2
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: yellow; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: yellow; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: yellow; color: white" |
| style="background: red; color: white" | Ruby does not support o3 LSQ
+
| style="background: yellow; color: white" |
 
|-
 
|-
 
|}
 
|}
Line 469: Line 498:
 
=== SPARC ===
 
=== SPARC ===
  
{| border="1"
+
{| border="1" class="wikitable" align=center style="background:#B0C4DE;"
 
!colspan="3"|Processor
 
!colspan="3"|Processor
 
!colspan="6"|Memory System
 
!colspan="6"|Memory System
 
|-
 
|-
!rowspan="2"|Cpu Model
+
!rowspan="2"|Model
 
!rowspan="2"|System
 
!rowspan="2"|System
!rowspan="2"|Processor Count
+
!rowspan="2"|Count
 
!rowspan="2"|Classic
 
!rowspan="2"|Classic
 
!colspan="5"|Ruby
 
!colspan="5"|Ruby
Line 481: Line 510:
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|-
 
|-
!rowspan="4"|Atomic
+
!rowspan="4"|AtomicSimple
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
 
| style="background: yellow;" |
 
| style="background: yellow;" |
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: yellow;" |
 
| style="background: yellow;" |
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: orange; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: red; color: white" |  
 
| style="background: red; color: white" |  
| style="background: red; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: red; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: red; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: red; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: red; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="4"|TimingSimple
 
!rowspan="4"|TimingSimple
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
 
| style="background: yellow;" |
 
| style="background: yellow;" |
 
| style="background: orange; color: white"|
 
| style="background: orange; color: white"|
Line 526: Line 555:
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: yellow;" |
 
| style="background: yellow;" |
 
| style="background: orange; color: white"|
 
| style="background: orange; color: white"|
Line 535: Line 564:
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
Line 543: Line 572:
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: red; color: white" |  
 
| style="background: red; color: white" |  
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
Line 551: Line 580:
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
|-
 
|-
!rowspan="4"|In-Order
+
!rowspan="4"|InOrder
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white"|
+
| style="background: red; color: white"|
| style="background: orange; color: white"|
+
| style="background: red; color: white"|
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white"|
+
| style="background: red; color: white"|
| style="background: orange; color: white"|
+
| style="background: red; color: white"|
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: red; color: white" |  
 
| style="background: red; color: white" |  
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
Line 586: Line 615:
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
|-
 
|-
!rowspan="4"|o3
+
!rowspan="4"|O3
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
| style="background: orange; color: white" |
+
| style="background: yellow;" |
 
| style="background: orange; color: white"|
 
| style="background: orange; color: white"|
 
| style="background: orange; color: white"|
 
| style="background: orange; color: white"|
Line 596: Line 625:
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 +
| style="background: yellow;" |
 +
| style="background: red; color: white" | Note 2
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
| style="background: orange; color: white"|
 
| style="background: orange; color: white"|
 
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
 
| style="background: orange; color: white" |
Line 605: Line 634:
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
| style="background: orange; color: white" |
+
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: red; color: white" |  
 
| style="background: red; color: white" |  
| style="background: red; color: white" |
+
| style="background: red; color: white" |Note 2
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
 
| style="background: red; color: white" |
Line 625: Line 654:
 
=== PowerPC ===
 
=== PowerPC ===
  
{| border="1"
+
{| border="1" class="wikitable" align=center style="background:#B0C4DE;"
 
!colspan="3"|Processor
 
!colspan="3"|Processor
 
!colspan="6"|Memory System
 
!colspan="6"|Memory System
 
|-
 
|-
!rowspan="2"|Cpu Model
+
!rowspan="2"|Model
 
!rowspan="2"|System
 
!rowspan="2"|System
!rowspan="2"|Processor Count
+
!rowspan="2"|Count
 
!rowspan="2"|Classic
 
!rowspan="2"|Classic
 
!colspan="5"|Ruby
 
!colspan="5"|Ruby
Line 637: Line 666:
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|-
 
|-
!rowspan="4"|Atomic
+
!rowspan="4"|AtomicSimple
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
 
| style="background: yellow;" |
 
| style="background: yellow;" |
| style="background: yellow"|
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: orange;" |
 
| style="background: orange;" |
| style="background: orange"|
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: yellow;" |
+
| style="background: red;" |
| style="background: yellow"|
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: orange;" |
+
| style="background: red;" |
| style="background: orange"|
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white"|
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
| style="background: purple; color: white" |
+
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="4"|TimingSimple
 
!rowspan="4"|TimingSimple
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
 
| style="background: yellow;" |
 
| style="background: yellow;" |
| style="background: yellow"|
+
| style="background: purple; color: white"|
 
| style="background: purple; color: white"|
 
| style="background: purple; color: white"|
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
Line 682: Line 711:
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: orange;" |
 
| style="background: orange;" |
| style="background: orange"|
+
| style="background: purple; color: white"|
 
| style="background: purple; color: white"|
 
| style="background: purple; color: white"|
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
Line 691: Line 720:
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: yellow;" |
+
| style="background: red;" |
| style="background: yellow"|
+
| style="background: red; color: white"|
| style="background: purple; color: white"|
+
| style="background: red; color: white"|
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: orange;" |
+
| style="background: red;" |
| style="background: orange"|
+
| style="background: red; color: white"|
| style="background: purple; color: white"|
+
| style="background: red; color: white"|
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
 
|-
 
|-
!rowspan="4"|In-Order
+
!rowspan="4"|InOrder
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white"|
 
| style="background: purple; color: white"|
Line 717: Line 746:
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white"|
 
| style="background: purple; color: white"|
Line 726: Line 755:
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white"|
+
| style="background: red; color: white"|
| style="background: purple; color: white"|
+
| style="background: red; color: white"|
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white"|
+
| style="background: red; color: white"|
| style="background: purple; color: white"|
+
| style="background: red; color: white"|
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
 
|-
 
|-
!rowspan="4"|o3
+
!rowspan="4"|O3
 
!rowspan="2"|SE  
 
!rowspan="2"|SE  
|uniprocessor
+
|uni
 
| style="background: yellow;" |
 
| style="background: yellow;" |
| style="background: yellow"|
+
| style="background: purple; color: white"|
 
| style="background: purple; color: white"|
 
| style="background: purple; color: white"|
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
Line 752: Line 781:
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 
| style="background: orange;" |
 
| style="background: orange;" |
| style="background: orange"|
+
| style="background: red; color: white" | Note 2
| style="background: purple; color: white"|
+
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
 
| style="background: purple; color: white" |
Line 761: Line 790:
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
| style="background: yellow;" |
+
| style="background: red;" |
| style="background: yellow"|
+
| style="background: red; color: white"|
| style="background: purple; color: white"|
+
| style="background: red; color: white"|
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
| style="background: orange;" |
+
| style="background: red;" |
| style="background: orange"|
+
| style="background: red; color: white" | Note 2
| style="background: purple; color: white"|
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
| style="background: purple; color: white" |
+
| style="background: red; color: white" |
 
|-
 
|-
 
|}
 
|}
Line 781: Line 810:
 
=== MIPS ===
 
=== MIPS ===
  
{| border="1"
+
{| border="1" class="wikitable" align=center style="background:#B0C4DE;"
 
!colspan="3"|Processor
 
!colspan="3"|Processor
 
!colspan="6"|Memory System
 
!colspan="6"|Memory System
 
|-
 
|-
!rowspan="2"|Cpu Model
+
!rowspan="2"|Model
 
!rowspan="2"|System
 
!rowspan="2"|System
!rowspan="2"|Processor Count
+
!rowspan="2"|Count
 
!rowspan="2"|Classic
 
!rowspan="2"|Classic
 
!colspan="5"|Ruby
 
!colspan="5"|Ruby
Line 793: Line 822:
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|MI_example||MOESI_hammer||MESI_CMP_directory||MOESI_CMP_directory||MOESI_CMP_token
 
|-
 
|-
!rowspan="4"|Atomic
+
!rowspan="4"|AtomicSimple
!rowspan="2"|SE
+
!rowspan="2"|SE  
|uniprocessor
+
|uni
 +
| style="background: yellow;" |
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
 +
| style="background: orange;" |
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
 +
| style="background: red;" |
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 
|-
 
|-
|mulitprocessor
+
|multi
 +
| style="background: red;" |
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 +
| style="background: red; color: white" | Note 1
 
|-
 
|-
 
!rowspan="4"|TimingSimple
 
!rowspan="4"|TimingSimple
!rowspan="2"|SE
+
!rowspan="2"|SE  
|uniprocessor
+
|uni
 +
| style="background: yellow;" |
 +
| style="background: purple; color: white"|
 +
| style="background: purple; color: white"|
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 +
| style="background: orange;" |
 +
| style="background: purple; color: white"|
 +
| style="background: purple; color: white"|
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
 +
| style="background: red;" |
 +
| style="background: red; color: white"|
 +
| style="background: red; color: white"|
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 +
| style="background: red;" |
 +
| style="background: red; color: white"|
 +
| style="background: red; color: white"|
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 
|-
 
|-
!rowspan="4"|In-Order
+
!rowspan="4"|InOrder
!rowspan="2"|SE
+
!rowspan="2"|SE  
|uniprocessor
+
|uni
 +
| style="background: red;" |
 +
| style="background: purple; color: white"|
 +
| style="background: purple; color: white"|
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 +
| style="background: red;" |
 +
| style="background: purple; color: white"|
 +
| style="background: purple; color: white"|
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white"|
 +
| style="background: red; color: white"|
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white"|
 +
| style="background: red; color: white"|
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 
|-
 
|-
!rowspan="4"|o3
+
!rowspan="4"|O3
!rowspan="2"|SE
+
!rowspan="2"|SE  
|uniprocessor
+
|uni
 +
| style="background: yellow;" |
 +
| style="background: purple; color: white"|
 +
| style="background: purple; color: white"|
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 +
| style="background: orange;" |
 +
| style="background: red; color: white" | Note 2
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 +
| style="background: purple; color: white" |
 
|-
 
|-
 
!rowspan="2"|FS
 
!rowspan="2"|FS
|uniprocessor
+
|uni
 +
| style="background: red;" |
 +
| style="background: red; color: white"|
 +
| style="background: red; color: white"|
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 
|-
 
|-
|mulitprocessor
+
|multi
 +
| style="background: red;" |
 +
| style="background: red; color: white" | Note 2
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 +
| style="background: red; color: white" |
 
|-
 
|-
 
|}
 
|}

Latest revision as of 13:06, 23 February 2018

The follow six tables describe the current state of component combinations in gem5.

Color Key

Definitely does not work
Might work
Should work
Definitely works
Unknown

Notes

Below Classic and Ruby refers to the two memory systems that we have in gem5. MI, MESI and MOESI (multiple flavors) are the coherence protocols that are supported in Ruby memory system. Then we have the CPU models: AtomicSimple, TimingSimple, InOrder and O3.

Numbers in the squares below refer to the following notes:

  1. Ruby does not support atomic-mode accesses
  2. The MI_example protocol cannot support LL/SC semantics
  3. Classic caches do not support x86 locked (atomic RMW) accesses. The AtomicSimple CPU model enforces atomic RMW accesses itself, so this only affects correctness for timing-mode CPU models.

ISA Support Matrices

THIS PAGE WAS LAST UPDATED IN 2015. IT IS LIKELY OUT OF DATE. USE THIS AS A GUIDELINE.

Alpha

Processor Memory System
Model System Count Classic Ruby
MI_example MOESI_hammer MESI_CMP_directory MOESI_CMP_directory MOESI_CMP_token
AtomicSimple SE uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
FS uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
TimingSimple SE uni
multi Note 2
FS uni
multi Note 2
InOrder SE uni
multi Note 2
FS uni
multi Note 2
O3 SE uni
multi Note 2
FS uni
multi Note 2

ARM

Processor Memory System
Model System Count Classic Ruby
MI_example MOESI_hammer MESI_CMP_directory MOESI_CMP_directory MOESI_CMP_token
AtomicSimple SE uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
FS uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
TimingSimple SE uni
multi Note 2
FS uni
multi Note 2
InOrder SE uni
multi
FS uni
multi
O3 SE uni
multi Note 2
FS uni Note 2
multi Note 2

x86

Processor Memory System
Model System Count Classic Ruby
MI_example MOESI_hammer MESI_CMP_directory MOESI_CMP_directory MOESI_CMP_token
AtomicSimple SE uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
FS uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
TimingSimple SE uni
multi Note 3
FS uni Note 3
multi Note 3
InOrder SE uni
multi
FS uni
multi
O3 SE uni
multi Note 3 Note 2
FS uni Note 3 Note 2
multi Note 3 Note 2

SPARC

Processor Memory System
Model System Count Classic Ruby
MI_example MOESI_hammer MESI_CMP_directory MOESI_CMP_directory MOESI_CMP_token
AtomicSimple SE uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
FS uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
TimingSimple SE uni
multi
FS uni
multi
InOrder SE uni
multi
FS uni
multi
O3 SE uni
multi Note 2
FS uni
multi Note 2

PowerPC

Processor Memory System
Model System Count Classic Ruby
MI_example MOESI_hammer MESI_CMP_directory MOESI_CMP_directory MOESI_CMP_token
AtomicSimple SE uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
FS uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
TimingSimple SE uni
multi
FS uni
multi
InOrder SE uni
multi
FS uni
multi
O3 SE uni
multi Note 2
FS uni
multi Note 2

MIPS

Processor Memory System
Model System Count Classic Ruby
MI_example MOESI_hammer MESI_CMP_directory MOESI_CMP_directory MOESI_CMP_token
AtomicSimple SE uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
FS uni Note 1 Note 1 Note 1 Note 1 Note 1
multi Note 1 Note 1 Note 1 Note 1 Note 1
TimingSimple SE uni
multi
FS uni
multi
InOrder SE uni
multi
FS uni
multi
O3 SE uni
multi Note 2
FS uni
multi Note 2